Conference Publication Details
Mandatory Fields
Christian Spagnol, William Marnane, Emanuel Popovici;
IEEE 2007 Workshop on Signal Processing Systems (SiPS)
FPGA implementations of LDPC over GF(2^m) decoders
2007
October
Published
1
Scopus: 27 ()
Optional Fields
Block codes, Decoding, Galois Fields, FPGA
273
278
Shanghai, China
17-OCT-07
19-OCT-07
Low Density Parity Check (LDPC) codes over GF(2m) are an extension of binary LDPC codes that have not been studied extensively. Performances of GF(2m) LDPC codes have been shown to be higher than binary LDPC codes, but the complexity of the encoders/decoders increases. Hence there iS a substantial lack of hardware implementations for LDPC over GF(2m) codes. This paper presents a FPGA serial implementation of two decoding algorithms for LDPC over GF(2m). The results prove that the implementation of LDPC over GF(2m) decoding is feasible and the extra complexity of the decoder is balanced by the superior performance of GF(2m) LDPC codes.
10.1109/SIPS.2007.4387557
Grant Details